Adiabatic circuits: converter for static CMOS signals

نویسندگان
چکیده

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Power Dissipation analysis of Conventional CMOS and Adiabatic CMOS circuits

In recent years, low power circuit design has been an important issue in VLSI design areas. If the power consumption is less, then the amount of power dissipation is also less. Energy recovery adiabatic logic circuit is a low power design solution. Adiabatic circuits are those circuits which work on the principle of adiabatic charging and discharging. These circuits recycle the energy from outp...

متن کامل

Testing for parametric faults in static CMOS circuits

Many defects causing bridges, breaks, and transistor stuck-ons in static CMOS circuits are not detected by tests generated using the traditional single stuck-at fault model. These undetected, non-traditional faults may be detected as increased propagation time or as excessive quiescent power supply current (I DDQ). In this paper we compare the cost of testing for excess I DDQ caused by bridge, ...

متن کامل

Static Simulation of CNTFET-based Digital Circuits

   In this paper we implement a simple DC model for CNTFETs already proposed by us in order to carry out static analysis of basic digital circuits. To verify the validity of the obtained results, they are compared with those of Wong model, resulting in good agreement, but obtaining a lighter ensuring compile and shorter execution time, which are the main character...

متن کامل

Register Design for Adiabatic Circuits

In adiabatic switching [1], the registers as part of the circuitry, up to now have not been examined very well. Known approaches will be either only partially adiabatic [2], or integral part of the combinatorial logic, making automatic design hard [8, 5]. They are, however, a crucial part of the design. First, because in the registers information is stored, so here all the problems connected wi...

متن کامل

Optimized Standard Cell Generation for Static CMOS Technology

Fabrication of an integrated circuit with smaller area, besides reducing the cost of manufacturing, usually causes a reduction in the power dissipation and propagation delay. Using the static CMOS technology to fabricate a circuit that realizes a specific logic function and occupies a minimum space, it must be implemented with continuous diffusion runs. Therefore, at the design stage, an Euleri...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: Advances in Radio Science

سال: 2003

ISSN: 1684-9973

DOI: 10.5194/ars-1-247-2003